

FIG. 1A





FIG. 1B



2/9

FIG. 2




FIG. 3A




FIG. 3B

313		315		300
M	PHASE			
50 (0)	1	311	317-1	317-1
49 (-1)	4		317-2	
50 (0)	3		317-3	
50 (0)	2		317-4	
49 (-1)	4	321	317-5	317-5
50 (0)	2		317-6	
49 (-1)	4		317-7	
50 (0)	2		317-8	
49 (-1)	3	331	317-9	317-9
50 (0)	4		317-10	
50 (0)	1		317-11	
49 (-1)	2		317-12	
50 (0)	2	341	317-13	317-13
49 (-1)	2		317-14	
50 (0)	2		317-15	
49 (-1)	2		317-16	

FIG. 3C






FIG. 4



5/9

FIG. 5



6/9

FIG. 6

FRACTIONAL M	
610	50
	49.875
	50
620	50
	50
	49.875
630	49.875
	50
	49.875
640	49.875
	49.875
	49.875
	49.875

FIG. 7

700

M	PHASE
50 (0)	1
49 (-1)	8
50 (0)	7
50 (0)	6
50 (0)	5
50 (0)	4
50 (0)	3
50 (0)	2
50 (0)	1
49 (-1)	8

710

M	PHASE
50 (0)	1
50 (0)	2
50 (0)	3
50 (0)	4
50 (0)	5
50 (0)	6
50 (0)	7
50 (0)	8
51 (+1)	1
50 (0)	2

717-1

717-2

717-3

717-4

717-5

717-6

717-7

717-8

717-9

717-10

FIG. 8

7/9

```

module dn_to_up_profile ( // Inputs
    slew_up, PII_Clk_Early, RESET,
    IN_MOFSET2, IN_MOFSET1, IN_MOFSET0,
    IN_SELPH3, IN_SELPH2, IN_SELPH1, IN_SELPH0,
    // Outputs
    OUT_MOFSET2, OUT_MOFSET1, OUT_MOFSET0,
    OUT_SELPH3, OUT_SELPH2, OUT_SELPH1, OUT_SELPH0
);

input    slew_up;           // Active high control. Outputs=inputs if slew_up=0.
input    PII_Clk_Early;    // Clock.
input    RESET;            // Active high reset.
input    IN_MOFSET2;       // The M bits.
input    IN_MOFSET1;
input    IN_MOFSET0;
input    IN_SELPH3;        // Expect always 0 so not sampled.
input    IN_SELPH2;        // The phase bits.
input    IN_SELPH1;
input    IN_SELPH0;

output    OUT_MOFSET2;     // The M bits.
output    OUT_MOFSET1;
output    OUT_MOFSET0;
output    OUT_SELPH3;      // Always 0.
output    OUT_SELPH2;      // The phase bits.
output    OUT_SELPH1;
output    OUT_SELPH0;

reg [2:0] last_selph;
reg [2:0] local_selph;
wire[2:0] current_selph;

always @( IN_SELPH2 or IN_SELPH1 or IN_SELPH0 )
begin
    // 2s-complement implementation
    case ( {IN_SELPH2, IN_SELPH1, IN_SELPH0} )
        3'b000 : local_selph = 3'b000;
        3'b001 : local_selph = 3'b111;
        3'b010 : local_selph = 3'b110;
        3'b011 : local_selph = 3'b101;
        3'b100 : local_selph = 3'b100;
        3'b101 : local_selph = 3'b011;
        3'b110 : local_selph = 3'b010;
        3'b111 : local_selph = 3'b001;
    endcase // case( {IN_SELPH2, IN_SELPH1, IN_SELPH0} )
end // always @ ( IN_SELPH2 or IN_SELPH1 or IN_SELPH0 )

```

8/9

FIG. 8 cont.

```

assign    current_selph[2] = slew_up ? local_selph[2] : IN_SELPH2;
assign    current_selph[1] = slew_up ? local_selph[1] : IN_SELPH1;
assign    current_selph[0] = slew_up ? local_selph[0] : IN_SELPH0;

always @( posedge RESET or posedge Pll_Clk_Early)
begin
    if ( RESET == 1'b1 )
        begin
            last_selph <= 4'b0000;
        end
    else
        begin
            last_selph <= current_selph;
        end
    end

end // always @ ( posedge RESET or posedge Pll_Clk_Early)

assign    OUT_SELPH3 = slew_up ? 1'b0 : IN_SELPH3;
assign    OUT_SELPH2 = slew_up ? local_selph[2] : IN_SELPH2;
assign    OUT_SELPH1 = slew_up ? local_selph[1] : IN_SELPH1;
assign    OUT_SLEPH0 = slew_up ? local_selph[0] : IN_SELPH0;

// MOFSET for slewing up will be either 000 or 001, depending
// on whether the phase has just rolled over from 7 to 0.
assign    OUT_MOFSET2 = slew_up ? 1'b0 : IN_MOFSET2;
assign    OUT_MOFSET1 = slew_up ? 1'b0 : IN_MOFSET1;
assign    OUT_MOFSET0 = slew_up ? ( ( (last_selph > local_selph) ||
                                     ((last_selph == local_selph) &&
                                      (IN_MOFSET2 == 3'b1) &&
                                      (IN_MOFSET1 == 3'b0) &&
                                      (IN_MOFSET0 == 3'b1) ) )
                                     ? 1'b1 : 1'b0 ) : IN_MOFSET0;

endmodule

```

FIG. 9

